作者
Robert K Brayton, Richard Rudell, Alberto Sangiovanni-Vincentelli, Albert R Wang
发表日期
1987/11
期刊
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
卷号
6
期号
6
页码范围
1062-1081
出版商
IEEE
简介
MIS is both an interactive and a batch-oriented multilevel logic synthesis and minimization system. MIS starts from the combinational logic extracted, typically, from a high-level description of a macrocell. It produces a multilevel set of optimized logic equations preserving the input-output behavior. The system includes both fast and slower (but more optimal) versions of algorithms for minimizing the area, and global timing optimization algorithms to meet system-level timing constraints. This paper provides an overview of the system and a description of the algorithms used. Included are some examples illustrating an input language used for specifying logic and don't-cares. Parts on an industrial chip have been re-synthesized using MIS with favorable results as compared to equivalent manual designs.
引用总数
19871988198919901991199219931994199519961997199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024144166791371171291241267578706050352742251724321625271719131913112113128116119
学术搜索中的文章
RK Brayton, R Rudell, A Sangiovanni-Vincentelli… - IEEE Transactions on Computer-Aided Design of …, 1987
R Brayton, E Detjens, S Krishna - Proc. ICCAD, 1986
R Brayton - Proc. ICCAD-86 (November 1986)