作者
Ioannis Messaris, Alexander Serb, Spyros Stathopoulos, Ali Khiat, Spyridon Nikolaidis, Themistoklis Prodromakis
发表日期
2018/1/9
期刊
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
卷号
37
期号
12
页码范围
3151-3162
出版商
IEEE
简介
The translation of emerging application concepts that exploit resistive random access memory (ReRAM) into large-scale practical systems requires realistic yet computationally efficient device models. Here, we present a ReRAM model, where device current-voltage characteristics and resistive switching rate are expressed as a function of: 1) bias voltage and 2) initial resistive state (RS). The model versatility is validated on detailed characterization data, for both filamentary valence change memory and nonfilamentary ReRAM technologies, where device resistance is swept across its operating range using multiple input voltage levels. Furthermore, the proposed model embodies a window function which features a simple mathematical form analytically describing RS response under constant bias voltage as extracted from physical device response data. Its Verilog-A implementation captures the ReRAM memory …
引用总数
2018201920202021202220232024513132418176
学术搜索中的文章
I Messaris, A Serb, S Stathopoulos, A Khiat… - IEEE Transactions on Computer-Aided Design of …, 2018