作者
Kevin Kai-Wei Chang, Donghyuk Lee, Zeshan Chishti, Alaa R Alameldeen, Chris Wilkerson, Yoongu Kim, Onur Mutlu
发表日期
2014/2/15
研讨会论文
2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA)
页码范围
356-367
出版商
IEEE
简介
Modern DRAM cells are periodically refreshed to prevent data loss due to leakage. Commodity DDR (double data rate) DRAM refreshes cells at the rank level. This degrades performance significantly because it prevents an entire DRAM rank from serving memory requests while being refreshed. DRAM designed for mobile platforms, LPDDR (low power DDR) DRAM, supports an enhanced mode, called per-bank refresh, that refreshes cells at the bank level. This enables a bank to be accessed while another in the same rank is being refreshed, alleviating part of the negative performance impact of refreshes. Unfortunately, there are two shortcomings of per-bank refresh employed in today's systems. First, we observe that the perbank refresh scheduling scheme does not exploit the full potential of overlapping refreshes with accesses across banks because it restricts the banks to be refreshed in a sequential round …
引用总数
20142015201620172018201920202021202220232024719402745261724201620
学术搜索中的文章
KKW Chang, D Lee, Z Chishti, AR Alameldeen… - 2014 IEEE 20th International Symposium on High …, 2014