作者
James R Allen, Brian M Bass, Claude Basso, Richard H Boivie, Jean L Calvignac, Gordon T Davis, Laurent Frelechoux, Marco Heddes, Andreas Herkersdorf, Andreas Kind, Joe F Logan, Mohammad Peyravian, Mark A Rinaldi, Ravi K Sabhikhi, Michael S Siegel, Marcel Waldvogel
发表日期
2003/3
期刊
IBM Journal of research and development
卷号
47
期号
2.3
页码范围
177-193
出版商
IBM
简介
Deep packet processing is migrating to the edges of service provider networks to simplify and speed up core functions. On the other hand, the cores of such networks are migrating to the switching of high-speed traffic aggregates. As a result, more services will have to be performed at the edges, on behalf of both the core and the end users. Associated network equipment will therefore require high flexibility to support evolving high-level services as well as extraordinary performance to deal with the high packet rates. Whereas, in the past, network equipment was based either on general-purpose processors (GPPs) or application-specific integrated circuits (ASICs), favoring flexibility over speed or vice versa, the network processor approach achieves both flexibility and performance. The key advantage of network processors is that hardware-level performance is complemented by flexible software architecture. This …
引用总数
20032004200520062007200820092010201120122013201420152016201720182019202020212022202361111191511611456521324121
学术搜索中的文章
JR Allen, BM Bass, C Basso, RH Boivie, JL Calvignac… - IBM Journal of research and development, 2003