作者
Kwan-wai Wong, Chi-ying Tsui, RS-K Cheng, Wai-ho Mow
发表日期
2002/5/26
研讨会论文
2002 IEEE International Symposium on Circuits and Systems (ISCAS)
卷号
3
页码范围
III-III
出版商
IEEE
简介
Lattice decoding algorithms have been proposed for implementing the maximum likelihood detector (MLD), which is the optimal receiver for multiple-input multiple-output (MIMO) channels. However the computational complexity of direct implementation of the lattice decoding algorithm is high and the throughput is variable. In this work, a K-best algorithm is proposed to implement the lattice decoding. It is computational inexpensive and has fixed throughput. It can be easily implemented in a pipelined fashion and has similar performance as the optimal lattice decoding algorithm if high value of K is used. In this paper, we describe a pipelined VLSI architecture for the implementation of the K-best algorithm. The architecture was designed and synthesized using a 0.35 /spl mu/m library. For a 4-transmit and 4-receive antennas system using 16-QAM, a decoding throughput of 10 Mbit/s can be achieved.
引用总数
20042005200620072008200920102011201220132014201520162017201820192020202120222023202410122730544451423835373414251212107781
学术搜索中的文章
K Wong, C Tsui, RSK Cheng, W Mow - 2002 IEEE International Symposium on Circuits and …, 2002