作者
Byoungro So, Mary W Hall, Pedro C Diniz
发表日期
2002/5/17
期刊
ACM SIGPLAN Notices
卷号
37
期号
5
页码范围
165-176
出版商
ACM
简介
The current practice of mapping computations to custom hardware implementations requires programmers to assume the role of hardware designers. In tuning the performance of their hardware implementation, designers manually apply loop transformations such as loop unrolling. designers manually apply loop transformations. For example, loop unrolling is used to expose instruction-level parallelism at the expense of more hardware resources for concurrent operator evaluation. Because unrolling also increases the amount of data a computation requires, too much unrolling can lead to a memory bound implementation where resources are idle. To negotiate inherent hardware space-time trade-offs, designers must engage in an iterative refinement cycle, at each step manually applying transformations and evaluating their impact. This process is not only error-prone and tedious but also prohibitively expensive …
引用总数
20022003200420052006200720082009201020112012201320142015201620172018201920202021202220231121621151312976748544642423