作者
Hsiao-Chin Chen, Tao Wang, Shey-Shi Lu
发表日期
2007/8/27
期刊
IEEE journal of solid-state circuits
卷号
42
期号
9
页码范围
1963-1975
出版商
IEEE
简介
This paper describes a novel monolithic low voltage (1-V) CMOS RF front-end architecture with an integrated quadrature coupler (QC) and two subharmonic mixers for direct-down conversion. The LC-folded-cascode technique is adopted to achieve low-voltage operation while the subharmonic mixers in conjunction with the QC are used to eliminate LO self-mixing. In addition, the inherent bandpass characteristic of the LC tanks helps suppression of LO leakage at RF port. The circuit was fabricated in a standard 0.18-mum CMOS process for 5-6 GHz applications. At 5.4 GHz, the RF front-end exhibits a voltage gain of 26.2 dB and a noise figure of 5.2 dB while dissipating 45.5 mW from a 1.0-V supply. The achieved input-referred DC-offset due to LO self-mixing is below -110.7 dBm.
引用总数
200720082009201020112012201320142015201620172018201920202021202224664421122311
学术搜索中的文章