作者
Liang Wu, Alan WL Ng, Shiyuan Zheng, Hiu Fai Leung, Yue Chao, Alvin Li, Howard C Luong
发表日期
2017/5/3
期刊
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
卷号
25
期号
8
页码范围
2371-2382
出版商
IEEE
简介
A 0.9-5.8-GHz receiver RF front-end (RFE) integrating a dual-band low-noise transconductance amplifier (LNTA), a passive harmonic-rejection (HR) down-conversion mixer, and an all-digital frequency synthesizer for software-defined radios are presented. A switchable three-coil transformer acting as the interface between the LNTA and the mixer features current-gain boosting in addition to wideband operation. Automatic local oscillator phase-error detection and calibration circuitry is implemented for the mixers to achieve high HR ratio (HRR). Fabricated in 65-nm CMOS, the RFE measures the noise figure between 2.9 and 3.8 dB, the third-order input intercept point (IIP3) between -1.6 and -12.8 dBm, the third-order HRR of 81 dB, and the fifth-order HRR of 70 dB, while consuming 66-82 mA from a 1.2-V supply and occupying a chip area of 4.2 mm 2 .
引用总数
201720182019202020212022202320241234911
学术搜索中的文章