| All digital phase locked loop design and implementation A Babu, B Daya, B Nagasundaram, N Veluchamy Project report, University of Florida, Gainesville, FL 32608, 2009 | 22 | 2009 |
| Instruction set architecture to facilitate energy-efficient computing for exascale architectures JB Fryman, JM Howard, P Suresh, BM Nagasundaram, ... US Patent App. 15/940,768, 2019 | 11 | 2019 |
| System, apparatus and method for low overhead control transfer to alternate address space in a processor BR Boswell, BM Nagasundaram, MD Abbott, S Dakshinamoorthy, ... US Patent 10,296,338, 2019 | 2 | 2019 |
| FastForward2 http://www.exascaleinitiative.org/ fast-forward-2 https://www.energy.gov/articles/department-energy-awards-425-million-next …, 2014 | | 2014 |
| INTEL® AI ACADEMY A Rodriguez, J Dai, F Zhang, J Gong, C Yu | | |
| Intel® CPUs for Deep Learning Training R Andres | | |
| FastForward http://www.exascaleinitiative.org/ fast-forward http://blog.executivebiz.com/2012/07/intel-federal-to-provide-doe-exascale …, 0 | | |
| Intel Federal llc to propel supercomputing advancements for the U.S. government https://newsroom.intel.com/news-releases/intel-federal-llc-to-propel …, 0 | | |
