关注
Ananda Y R
Ananda Y R
PhD, IIT Guwahati (Dept. of EEE)
在 iitg.ac.in 的电子邮件经过验证
标题
引用次数
引用次数
年份
A MOS-DTMOS implementation of floating memristor emulator for high-frequency applications
YR Ananda, N Raj, G Trivedi
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 31 (3), 355-368, 2022
92022
An optimized MOS-based high frequency charge-controlled memcapacitor emulator
YR Ananda, GS Satyanarayan, G Trivedi
IEEE Journal on Emerging and Selected Topics in Circuits and Systems 12 (4 …, 2022
72022
A high frequency MOS-based floating charge-controlled memcapacitor emulator
YR Ananda, GS Satyanarayan, G Trivedi
IEEE Transactions on Circuits and Systems II: Express Briefs 70 (3), 1189-1193, 2022
52022
A flux controlled MOS-based optimized high frequency meminductor emulator
YR Ananda, GS Satyanarayan, G Trivedi
IEEE Journal on Emerging and Selected Topics in Circuits and Systems 12 (4 …, 2022
52022
Implementation of a novel fault tolerant routing technique for mesh network on chip
A BP, G KM, T DR, VS Bhat, A Vijayakumar, A YR, J Jose
VLSI Design and Test: 22nd International Symposium, VDAT 2018, Madurai …, 2019
42019
A Floating Memristor Emulator with Inverse Frequency Characteristic
YR Ananda, N Raj, G Trivedi
Authorea Preprints, 2023
12023
A Novel Dynamic Window Function for a Memristor Model
YR Ananda
Authorea Preprints, 2023
2023
A Novel Dynamic Memristor Window Function for High Frequency Applications
YR Ananda, S Das, G Trivedi
2023 21st IEEE Interregional NEWCAS Conference (NEWCAS), 1-5, 2023
2023
An Adaptive Window Function based Memristor Model
YR Ananda, A Hajra, G Trivedi
2023 33rd International Conference Radioelektronika (RADIOELEKTRONIKA), 1-5, 2023
2023
Source Hotspot Management in a Mesh Network on Chip
SS Rao, SB Shaunak, K HK, A YR, J Jose
VLSI Design and Test: 22nd International Symposium, VDAT 2018, Madurai …, 2019
2019
系统目前无法执行此操作,请稍后再试。
文章 1–10