关注
Pramod Kumar Meher
Pramod Kumar Meher
C. V. Raman Global University, Bhubaneswar, India
在 sandhaanlabs.in 的电子邮件经过验证
标题
引用次数
引用次数
年份
50 years of CORDIC: Algorithms, architectures, and applications
PK Meher, J Valls, TB Juang, K Sridharan, K Maharatna
IEEE Transactions on Circuits and Systems I: Regular Papers 56 (9), 1893-1907, 2009
6962009
FPGA realization of FIR filters by efficient and flexible systolization using distributed arithmetic
PK Meher, S Chandrasekaran, A Amira
IEEE transactions on signal processing 56 (7), 3009-3017, 2008
3372008
Efficient integer DCT architectures for HEVC
PK Meher, SY Park, BK Mohanty, KS Lim, C Yeo
IEEE Transactions on Circuits and systems for Video Technology 24 (1), 168-178, 2013
2372013
Efficient FPGA and ASIC realizations of a DA-based reconfigurable FIR digital filter
SY Park, PK Meher
IEEE Transactions on Circuits and Systems II: Express Briefs 61 (7), 511-515, 2014
2122014
New approach to look-up-table design and memory-based realization of FIR digital filter
PK Meher
IEEE Transactions on Circuits and Systems I: Regular Papers 57 (3), 592-603, 2009
1982009
A high-performance energy-efficient architecture for FIR adaptive filter based on new distributed arithmetic formulation of block LMS algorithm
BK Mohanty, PK Meher
IEEE transactions on signal processing 61 (4), 921-932, 2012
1442012
Low-power, high-throughput, and low-area adaptive FIR filter based on distributed arithmetic
SY Park, PK Meher
IEEE Transactions on Circuits and Systems II: Express Briefs 60 (6), 346-350, 2013
1402013
FPGA implementation of orthogonal matching pursuit for compressive sensing reconstruction
H Rabah, A Amira, BK Mohanty, S Almaadeed, PK Meher
IEEE Transactions on very large scale integration (VLSI) Systems 23 (10 …, 2014
1282014
A high-performance FIR filter architecture for fixed and reconfigurable applications
BK Mohanty, PK Meher
IEEE transactions on very large scale integration (VLSI) systems 24 (2), 444-452, 2015
1262015
Nonlinear channel equalization for wireless communication systems using Legendre neural networks
JC Patra, PK Meher, G Chakraborty
Signal Processing 89 (11), 2251-2262, 2009
1232009
Hardware-efficient systolization of DA-based calculation of finite digital convolution
PK Meher
IEEE Transactions on Circuits and Systems II: Express Briefs 53 (8), 707-711, 2006
1212006
Efficient CORDIC algorithms and architectures for low area and high throughput implementation
L Vachhani, K Sridharan, PK Meher
IEEE Transactions on Circuits and Systems II: Express Briefs 56 (1), 61-65, 2009
1022009
Critical-path analysis and low-complexity implementation of the LMS adaptive algorithm
PK Meher, SY Park
IEEE Transactions on Circuits and Systems I: Regular Papers 61 (3), 778-788, 2013
992013
Memory efficient modular VLSI architecture for highthroughput and low-latency implementation of multilevel lifting 2-D DWT
BK Mohanty, PK Meher
IEEE Transactions on Signal processing 59 (5), 2072-2084, 2011
982011
Memory-Efficient High-Speed Convolution-based Generic Structure for Multilevel 2-D DWT
BK Mohanty, PK Meher
IEEE Transactions on Circuits and Systems for Video Technology 23 (2), 353-363, 2013
912013
Systolic and Super-Systolic Multipliers for Finite Field Based on Irreducible Trinomials
PK Meher
IEEE Transactions on Circuits and Systems I: Regular Papers 55 (4), 1031-1040, 2008
902008
Legendre-FLANN-based nonlinear channel equalization in wireless communication system
JC Patra, WC Chin, PK Meher, G Chakraborty
2008 IEEE international conference on systems, man and cybernetics, 1826-1831, 2008
882008
A generalized algorithm and reconfigurable architecture for efficient and scalable orthogonal approximation of DCT
M Jridi, A Alfalou, PK Meher
IEEE Transactions on Circuits and Systems I: Regular Papers 62 (2), 449-457, 2014
842014
High-throughput pipelined realization of adaptive FIR filter based on distributed arithmetic
PK Meher, SY Park
2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, 428-433, 2011
842011
Area-delay-power efficient fixed-point LMS adaptive filter with low adaptation-delay
PK Meher, SY Park
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 22 (2), 362-371, 2013
832013
系统目前无法执行此操作，请稍后再试。
文章 1–20