关注
John P Hayes
John P Hayes
Professor of EECS, University of Michigan
在 umich.edu 的电子邮件经过验证 - 首页
标题
引用次数
年份
0n:(Vhigh 0Vlow)
RDS Blanton, JP Hayes
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 8 (2), 221, 2000
2000
2.2 Stochastic, Approximate and Neural Computing
F Neugebauer, I Polian, J Hayes
2009 technical paper reviewers
E Cole Jr, D Conti, B Cory, E Cota, A Crouch, A InterTech, D Czysz, ...
4757503 Self-testing dynamic RAM
JP Hayes, Y You
Microelectronics Reliability 29 (2), 294, 1989
1989
50th Annual Device Research Conference
P Asbeck, J Hayes, J Rosenberg, D Bloom, T Ito, J Sturm, P Chow, ...
IEEE Transactions on Electron Devices 39 (11), 1992
11992
A 3.6 mW 2.4-GHz multi-channel super-regenerative receiver in 130nm CMOS
JY Chen, MP Flynn, JP Hayes
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005 …, 2005
152005
A 900 Mbps single-channel capacitive I/O link for wireless wafer-level testing of integrated circuits
DY Lee, DD Wentzloff, JP Hayes
IEEE Asian Solid-State Circuits Conference 2011, 153-156, 2011
32011
A calculus for testing complex digital systems
JP Hayes
Proc. 10th Fault-Tolerant Computing Symposium, 115-120, 1980
71980
A family of logical fault models for reversible circuits
I Polian, T Fiehn, B Becker, JP Hayes
14th Asian Test Symposium (ATS'05), 422-427, 2005
1532005
A fault model for function and delay testing
J Yi, JP Hayes
IEEE European Test Workshop, 2001., 27-34, 2001
252001
A fault simulation methodology for VLSI
JP Hayes
19th Design Automation Conference, 393-399, 1982
241982
A fault-tolerant communication scheme for hypercube computers
TC Lee, JP Hayes
IEEE Transactions on Computers 41 (10), 1242-1256, 1992
2251992
A Fully Integrated Auto-Calibrated Super-Regenerative Receiver in 0.13-CMOS
JY Chen, MP Flynn, JP Hayes
IEEE Journal of Solid-State Circuits 42 (9), 1976-1985, 2007
1962007
A fully integrated auto-calibrated superregenerative receiver
JY Chen, MP Flynn, JP Hayes
2006 IEEE International Solid State Circuits Conference-Digest of Technical …, 2006
332006
A functional approach to testing bit-sliced microprocessors
Sridhar, Hayes
IEEE Transactions on Computers 100 (8), 563-571, 1981
921981
A graph model for fault-tolerant computing systems
Hayes
IEEE Transactions on computers 100 (9), 875-884, 1976
4321976
A hierarchical technique for minimum-width layout of two-dimensional CMOS cells
A Gupta, JP Hayes
Proceedings Tenth International Conference on VLSI Design, 15-20, 1997
81997
A hierarchical test generation methodology for digital circuits
D Bhattacharya, JP Hayes
Journal of Electronic Testing 1, 103-123, 1990
421990
A local-sparing design methodology for fault-tolerant multiprocessors
S Dutt, JP Hayes
Computers & Mathematics with Applications 34 (11), 25-50, 1997
51997
A logic design theory for VLSI
JP Hayes
California Institute of Technology, 1981
211981
系统目前无法执行此操作,请稍后再试。
文章 1–20