0n:(Vhigh 0Vlow) RDS Blanton, JP Hayes IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 8 (2), 221, 2000 | | 2000 |
2.2 Stochastic, Approximate and Neural Computing F Neugebauer, I Polian, J Hayes | | |
2009 technical paper reviewers E Cole Jr, D Conti, B Cory, E Cota, A Crouch, A InterTech, D Czysz, ... | | |
4757503 Self-testing dynamic RAM JP Hayes, Y You Microelectronics Reliability 29 (2), 294, 1989 | | 1989 |
50th Annual Device Research Conference P Asbeck, J Hayes, J Rosenberg, D Bloom, T Ito, J Sturm, P Chow, ... IEEE Transactions on Electron Devices 39 (11), 1992 | 1 | 1992 |
A 3.6 mW 2.4-GHz multi-channel super-regenerative receiver in 130nm CMOS JY Chen, MP Flynn, JP Hayes Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005 …, 2005 | 15 | 2005 |
A 900 Mbps single-channel capacitive I/O link for wireless wafer-level testing of integrated circuits DY Lee, DD Wentzloff, JP Hayes IEEE Asian Solid-State Circuits Conference 2011, 153-156, 2011 | 3 | 2011 |
A calculus for testing complex digital systems JP Hayes Proc. 10th Fault-Tolerant Computing Symposium, 115-120, 1980 | 7 | 1980 |
A family of logical fault models for reversible circuits I Polian, T Fiehn, B Becker, JP Hayes 14th Asian Test Symposium (ATS'05), 422-427, 2005 | 153 | 2005 |
A fault model for function and delay testing J Yi, JP Hayes IEEE European Test Workshop, 2001., 27-34, 2001 | 25 | 2001 |
A fault simulation methodology for VLSI JP Hayes 19th Design Automation Conference, 393-399, 1982 | 24 | 1982 |
A fault-tolerant communication scheme for hypercube computers TC Lee, JP Hayes IEEE Transactions on Computers 41 (10), 1242-1256, 1992 | 225 | 1992 |
A Fully Integrated Auto-Calibrated Super-Regenerative Receiver in 0.13-CMOS JY Chen, MP Flynn, JP Hayes IEEE Journal of Solid-State Circuits 42 (9), 1976-1985, 2007 | 196 | 2007 |
A fully integrated auto-calibrated superregenerative receiver JY Chen, MP Flynn, JP Hayes 2006 IEEE International Solid State Circuits Conference-Digest of Technical …, 2006 | 33 | 2006 |
A functional approach to testing bit-sliced microprocessors Sridhar, Hayes IEEE Transactions on Computers 100 (8), 563-571, 1981 | 92 | 1981 |
A graph model for fault-tolerant computing systems Hayes IEEE Transactions on computers 100 (9), 875-884, 1976 | 432 | 1976 |
A hierarchical technique for minimum-width layout of two-dimensional CMOS cells A Gupta, JP Hayes Proceedings Tenth International Conference on VLSI Design, 15-20, 1997 | 8 | 1997 |
A hierarchical test generation methodology for digital circuits D Bhattacharya, JP Hayes Journal of Electronic Testing 1, 103-123, 1990 | 42 | 1990 |
A local-sparing design methodology for fault-tolerant multiprocessors S Dutt, JP Hayes Computers & Mathematics with Applications 34 (11), 25-50, 1997 | 5 | 1997 |
A logic design theory for VLSI JP Hayes California Institute of Technology, 1981 | 21 | 1981 |