关注
B Satish
B Satish
Associate Professor, CVR College of Engineering
在 cvr.ac.in 的电子邮件经过验证
标题
引用次数
引用次数
年份
Design and Implementation of Energy Efficient SAR Analog to Digital Converter
B Satish, PG Benakop
International Journal of Recent Technology and Engineering (IJRTE) 8 (1), 2019
12019
Implementation of Low Power Sigma Delta ADC for Broadband Communications
B Satish, PG Benakop
CVR Journal of Science and Technology 15, 85-89, 2018
2018
系统目前无法执行此操作,请稍后再试。
文章 1–2