dynamically determining a probability to be associated with each one of two or more
processors configured to access the shared cache. Based on the probability for a processor,
a first cache line of the processor is inserted in a most recently used (MRU) position of a
least recently used (LRU) stack associated with the shared cache, pursuant to a miss in the
shared cache for the first cache line. Based on the probability for the processor, a second …