G Tempel, C Kutter - US Patent 6,531,359, 2003 - freepatentsonline.com
A method for fabricating a memory cell array, in particular an EPROM or EEPROM memory
cell array, includes burying insulation zones on a silicon substrate in accordance with an STI …