K Gupta, R Tiwari, N Singh, A Agrawal… - 2024 IEEE …, 2024 - ieeexplore.ieee.org
… transistor size is used. This improved XOR-XNOR circuit is also used in the four different Full
Adder … schematic on cadence virtuoso software using 8 pmos and 9 nmos transistors and …