SG Li, CJ Hu, JC Zhang, YQ Zhang - Science China Information Sciences, 2015 - Springer
… a hybrid execution model [5] to leverage shared memory … For the parallel algorithm, we use
as baseline a UPC SpMV … for a single core, such as register blocking and cache blocking, in …