with the aid of RTL clock gating technique. It causes inactive clocked elements to have clock
gating logic (automatically by using cadence tool) which reduces power consumption on
those elements to zero when the values stored by those elements are not changing. This
technique allows a variety of features such as easily configurable, automatically
implemented clock gating which allows maximal reduction in power requirements with …