Device-level PBTI-induced timing jitter increase in circuit-speed random logic operation

JW Lu, C Vaz, JP Campbell, JT Ryan… - 2014 Symposium on …, 2014 - ieeexplore.ieee.org
JW Lu, C Vaz, JP Campbell, JT Ryan, KP Cheung, GF Jiao, G Bersuker, CD Young
2014 Symposium on VLSI Technology (VLSI-Technology): Digest of …, 2014ieeexplore.ieee.org
We utilize eye-diagram measurements of timing jitter to investigate the impact of PBTI in
devices subject to DC as well as ring oscillator (RO) and pseudo-random binary sequence
(PRBS) stress waveforms. We observe that RO measurements miss the relevant random
timing jitter increases which are well captured using PRBS measurements. We also observe
that DC, RO, and PRBS stresses all introduce similar increases in random timing jitter. This
calls into question the widely assumed degradation headroom between DC and AC …
We utilize eye-diagram measurements of timing jitter to investigate the impact of PBTI in devices subject to DC as well as ring oscillator (RO) and pseudo-random binary sequence (PRBS) stress waveforms. We observe that RO measurements miss the relevant random timing jitter increases which are well captured using PRBS measurements. We also observe that DC, RO, and PRBS stresses all introduce similar increases in random timing jitter. This calls into question the widely assumed degradation headroom between DC and AC measurements. This work collectively provides a snapshot of PBTI degradation in “real” circuit environments. It provides a path for more accurate and realistic circuit lifetime estimations and circuit timing budget criteria.
ieeexplore.ieee.org
以上显示的是最相近的搜索结果。 查看全部搜索结果