demonstrated recently. In this paper, we further investigate its temperature dependency,
device scalability, and device modeling. The high-temperature behavior is studied by
measuring its endurance, retention, and disturbance immunity at 85° C. The device
scalability down to the 14-nm technology node is investigated by simulation. Its macrodevice
model for circuit design is also developed. Finally, a memory array with the specific …