In the manufacturing of VLSI circuits, production of overlay is a critical Step. To obtain a
higher resolution and alignment accuracy in microlithographic process, overlay errors must
be measured So that overlay errors can be reduced to a tolerable level. This invention
provides an overlay error model and a Sampling Strategy. Utilizing the Overlay model and
Sampling Strategy, a device for measuring overlay errors is also designed.