Parallel implementation of HEVC encoder on multicore ARM-based platform

N Bahri, M Maazouz, R Khemiri… - 2019 16th International …, 2019 - ieeexplore.ieee.org
2019 16th International Multi-Conference on Systems, Signals …, 2019ieeexplore.ieee.org
High Efficiency Video Coding (HEVC) is the new emerging standard released as a
successor to H. 264/AVC. It aims to improve the encoding performance by saving 50% of the
bitrate with the same visual quality. This encoding performance makes it more suitable for
high definition video applications and could be the next embedded video codec on the
majority of multimedia devices. However, this performance is coupled with tremendous
computational complexity which makes it very hard to achieve a real-time video encoding …
High Efficiency Video Coding (HEVC) is the new emerging standard released as a successor to H.264/AVC. It aims to improve the encoding performance by saving 50% of the bitrate with the same visual quality. This encoding performance makes it more suitable for high definition video applications and could be the next embedded video codec on the majority of multimedia devices. However, this performance is coupled with tremendous computational complexity which makes it very hard to achieve a real-time video encoding with classic embedded processor architectures. Consequently, multicore technology of programmable processors offers a very promising solution to overcome this complexity. In this context, this paper presents a parallel implementation of the HEVC encoder All-Intra (AI) configuration on Quad-core ARM-based platform running at 1.7GHz. OpenMP is used as parallel programming paradigm exploiting the Frame Level Parallelism technique. Experimental results show that parallel processing using four threads allows saving up to 73% of encoding time and speeds up the encoding process by a factor of 3.77 without any rate distortion in terms of video quality or bitrate.
ieeexplore.ieee.org
以上显示的是最相近的搜索结果。 查看全部搜索结果