Realization of video object plane decoder on on-chip network architecture
Abstract System-on-chip (SoC) designs provide integrated solutions to challenging design
problems in the telecommunications, multimedia, and so on. Present and future SoC are
designed using pre-existing components which we call cores. Communication between the
cores will become a major bottleneck for system performance as standard hardwired bus-
based communication architectures will be inefficient in terms of throughput, latency and
power consumption. To solve this problem, a packet switched platform that considers the …
problems in the telecommunications, multimedia, and so on. Present and future SoC are
designed using pre-existing components which we call cores. Communication between the
cores will become a major bottleneck for system performance as standard hardwired bus-
based communication architectures will be inefficient in terms of throughput, latency and
power consumption. To solve this problem, a packet switched platform that considers the …
Realization of video object plane decoder on mesh on-chip network architecture.
… In order to implement this VOP decoder and verify all above mentions in terms of NoC
architecture, we need to … In Video Object Plane decoder showed in Figure 1, each …
architecture, we need to … In Video Object Plane decoder showed in Figure 1, each …
以上显示的是最相近的搜索结果。 查看全部搜索结果