Simulation and Experimentation of 57-Level Inverter

L Vijayaraja, V Nandhinipriya… - … on Automation/XXIV …, 2021 - ieeexplore.ieee.org
2021 IEEE International Conference on Automation/XXIV Congress of …, 2021ieeexplore.ieee.org
In this paper, a 57-level asymmetric multilevel inverter is proposed with less number of
devices and sources. Working process of symmetric and asymmetric structures are studied
and tested using MATLAB. Proposed asymmetric structure is compared and analyzed
against other multilevel inverter topologies. Resistive load and reactive load is considered
for symmetric and asymmetric inverter simulation. Further, symmetric and asymmetric
configurations are compared in terms of harmonic content. Proto-type development is …
In this paper, a 57-level asymmetric multilevel inverter is proposed with less number of devices and sources. Working process of symmetric and asymmetric structures are studied and tested using MATLAB. Proposed asymmetric structure is compared and analyzed against other multilevel inverter topologies. Resistive load and reactive load is considered for symmetric and asymmetric inverter simulation. Further, symmetric and asymmetric configurations are compared in terms of harmonic content. Proto-type development is carried out for the fifty-seven-level asymmetric inverter and the test results are presented. From the results, it is concluded that both symmetric and asymmetric structure yield low harmonic output waveforms.
ieeexplore.ieee.org
以上显示的是最相近的搜索结果。 查看全部搜索结果

Google学术搜索按钮

example.edu/paper.pdf
搜索
获取 PDF 文件
引用
References