A 0.1-/spl mu/m delta-doped MOSFET fabricated with post-low-energy implanting selective epitaxy

K Noda, T Tatsumi, T Uchida… - … on Electron Devices, 1998 - ieeexplore.ieee.org
K Noda, T Tatsumi, T Uchida, K Nakajima, H Miyamoto, C Hu
IEEE Transactions on Electron Devices, 1998ieeexplore.ieee.org
A simple fabrication technology for delta-doped MOSFETs, named post-low-energy
implanting selective epitaxy (PLISE) is presented. The PLISE technology needs no
additional photo-lithography mask, deposition step or etching step even for CMOS devices.
The only additional step is growing undoped epitaxial channel layers by UHV-CVD after the
channel implantation. With this technology, delta-doped NMOSFETs with 0.1-/spl mu/m gate
length were successfully fabricated. By optimizing the epi-layer thickness and the channel …
A simple fabrication technology for delta-doped MOSFETs, named post-low-energy implanting selective epitaxy (PLISE) is presented. The PLISE technology needs no additional photo-lithography mask, deposition step or etching step even for CMOS devices. The only additional step is growing undoped epitaxial channel layers by UHV-CVD after the channel implantation. With this technology, delta-doped NMOSFETs with 0.1-/spl mu/m gate length were successfully fabricated. By optimizing the epi-layer thickness and the channel doping level, short-channel effects are suppressed enough to achieve 0.1-/spl mu/m gate length. Moreover, the junction capacitance at zero bias is reduced by 50%.
ieeexplore.ieee.org
以上显示的是最相近的搜索结果。 查看全部搜索结果