CMOS low noise amplifier with noise cancelling. A design methodology for optimizing the
trade-off between power consumption and RF performance for a MOS transistor is
employed. A current-reuse technique is used to lower the power consumption, and an
inductive g m-boosting technique is exploited to increase the gain and improve input
matching at high frequencies. The circuit is implemented in a 90nm TSMC CMOS …