power operation is achieved through a system-on-chip design methodology optimizing from
device to architecture, yielding a 3-pin autonomous system. Supply voltage and reference
are scaled down to 1.0 V and 400mV, respectively. Compared to previous work, this imager
consumes 42% less energy per pixel.