A systolic architecture for fast stack sequential decoders

P Lavoie, D Haccoun, Y Savaria - IEEE Transactions on …, 1994 - ieeexplore.ieee.org
P Lavoie, D Haccoun, Y Savaria
IEEE Transactions on Communications, 1994ieeexplore.ieee.org
The troublesome operation of reordering the stack in stack sequential decoders is alleviated
by storing the nodes in a systolic priority queue that delivers the true top node in a short and
constant amount of time. A new systolic priority queue is described that allows each
decoding step, including retrieval, reordering and storage of the nodes, to take place in a
single clock period. A complete decoder architecture designed around this queue is
compared to a conventional stack-bucket architecture from both speed and cost points of …
The troublesome operation of reordering the stack in stack sequential decoders is alleviated by storing the nodes in a systolic priority queue that delivers the true top node in a short and constant amount of time. A new systolic priority queue is described that allows each decoding step, including retrieval, reordering and storage of the nodes, to take place in a single clock period. A complete decoder architecture designed around this queue is compared to a conventional stack-bucket architecture from both speed and cost points of view. The proposed decoder architecture appears to be faster, affordable, and compatible with convolutional codes having long memory and high coding rate.< >
ieeexplore.ieee.org
以上显示的是最相近的搜索结果。 查看全部搜索结果