Adaptive and recursive vedic karatsuba multiplier using non linear carry select adder
M Saritha, K Chaitanya, V Vijay… - Journal of VLSI …, 2022 - vlsijournal.com
M Saritha, K Chaitanya, V Vijay, A Aishwarya, H Yadav, GD Prasad
Journal of VLSI circuits and systems, 2022•vlsijournal.com… Vedic Karatsuba multiplier is an efficient algorithm which can be used to reduce the delay.
The combination of adaptive and recursive approach of Vedic Karatsuba algorithm along
with Non - Linear Carry Select Adder is implemented to get the better results. Multiplier
designs are coded in Verilog by using Xilinx software. …
The combination of adaptive and recursive approach of Vedic Karatsuba algorithm along
with Non - Linear Carry Select Adder is implemented to get the better results. Multiplier
designs are coded in Verilog by using Xilinx software. …
Abstract
Multipliers play a vital role in any applications like signal processing, image processing, floating-point processors etc. These applications require efficient binary multiplications, but it is most powerful as well as time consuming process. An efficient binary
vlsijournal.com
以上显示的是最相近的搜索结果。 查看全部搜索结果