Adaptive input-output selection based on-chip router architecture

M Daneshtalab, M Kamali, M Ebrahimi… - Journal of Low …, 2012 - ingentaconnect.com
Journal of Low Power Electronics, 2012ingentaconnect.com
In this paper, we propose a novel on-chip router architecture, named Adaptive Input-Output
Selection (AIOS), for networks-on-chip. The architecture employs efficient input and output
selection methods in order to reduce the maximum power consumption and latency of the
network. The output selection of AIOS utilizes an adaptive minimal and non-minimal routing
algorithm which relies on the congestion condition of neighboring routers to circumvent the
congested areas in the network. Moreover, the presented routing scheme is capable of …
In this paper, we propose a novel on-chip router architecture, named Adaptive Input-Output Selection (AIOS), for networks-on-chip. The architecture employs efficient input and output selection methods in order to reduce the maximum power consumption and latency of the network. The output selection of AIOS utilizes an adaptive minimal and non-minimal routing algorithm which relies on the congestion condition of neighboring routers to circumvent the congested areas in the network. Moreover, the presented routing scheme is capable of supporting both unicast and multicast communication. When multiple input ports competing for the same output port, the input selection of AIOS serves each input port according to its congestion level to diminish possible network congestion. The simulation results show that in synthetic and realistic traffic profiles the presented router architecture reduces both average latency and maximum power consumption compared to baseline architectures.
ingentaconnect.com
以上显示的是最相近的搜索结果。 查看全部搜索结果