An FPGA-based Spur-reduced numerically controlled oscillator
G Wang - 2012 International Conference on System Science …, 2012 - ieeexplore.ieee.org
2012 International Conference on System Science and Engineering …, 2012•ieeexplore.ieee.org
Direct digital synthesizers (DDS), or numerically controlled oscillators (NCO), are important
components in many digital communication systems, such as digital radios and modems,
software-defined radios, digital down/up converters for cellular and PCS base stations, etc. A
common method for digitally generating a complex or real valued sinusoid employs a lookup
table scheme. This paper presents a FPGA-based method which can significantly reduce the
Spurious Free Dynamic Range (SFDR). The proposed design is implemented on Xilinx …
components in many digital communication systems, such as digital radios and modems,
software-defined radios, digital down/up converters for cellular and PCS base stations, etc. A
common method for digitally generating a complex or real valued sinusoid employs a lookup
table scheme. This paper presents a FPGA-based method which can significantly reduce the
Spurious Free Dynamic Range (SFDR). The proposed design is implemented on Xilinx …
Direct digital synthesizers (DDS), or numerically controlled oscillators (NCO), are important components in many digital communication systems, such as digital radios and modems, software-defined radios, digital down/up converters for cellular and PCS base stations, etc. A common method for digitally generating a complex or real valued sinusoid employs a lookup table scheme. This paper presents a FPGA-based method which can significantly reduce the Spurious Free Dynamic Range (SFDR). The proposed design is implemented on Xilinx Virtex 5 FPGA and the simulation results are compared with previous results to demonstrate significant improvement in reducing SFDR.
ieeexplore.ieee.org
以上显示的是最相近的搜索结果。 查看全部搜索结果