WLAN system based on the IEEE 802.11 a standard. We concentrate our investigations on
three key components forming the inner receiver namely, the synchronizer, the channel
estimator and the digital timing loop. The main goal is the joint optimization of the signal
processing algorithms along with the implementation friendly VLSI architecture required for
these three key components in order to reduce power, area and latency, without …