High-speed low-power comparator for analog to digital converters
A Khorami, M Sharifkhani - AEU-International Journal of Electronics and …, 2016 - Elsevier
A low-power high-speed two-stage dynamic comparator is presented. In this circuit, the
voltage swing of the first stage of the comparator, pre-amplifier stage, is limited to Vdd/2 in
order to reduce the first stage power consumption. Also, this voltage swing limitation
provides a strong drive at the evaluation phase for the second stage to enhance the
comparison speed. Analytical derivations along with post layout simulation results prove that
the proposed method speeds up the conventional circuit by a factor of two in the same …
voltage swing of the first stage of the comparator, pre-amplifier stage, is limited to Vdd/2 in
order to reduce the first stage power consumption. Also, this voltage swing limitation
provides a strong drive at the evaluation phase for the second stage to enhance the
comparison speed. Analytical derivations along with post layout simulation results prove that
the proposed method speeds up the conventional circuit by a factor of two in the same …
以上显示的是最相近的搜索结果。 查看全部搜索结果