Implementation of artificial neural networks on a reconfigurable hardware accelerator
M Porrmann, U Witkowski, H Kalte… - … Workshop on Parallel …, 2002 - ieeexplore.ieee.org
M Porrmann, U Witkowski, H Kalte, U Ruckert
Proceedings 10th Euromicro Workshop on Parallel, Distributed and …, 2002•ieeexplore.ieee.orgThe hardware implementations of three different artificial neural networks are presented.
The basis for the implementations is the reconfigurable hardware accelerator RAPTOR2000,
which is based on FPGAs. The investigated neural network architectures are neural
associative memories, self-organizing feature maps and basis function networks. Some of
the key implementation issues are considered. In particular, the resource efficiency and
performance of the presented realizations are discussed.
The basis for the implementations is the reconfigurable hardware accelerator RAPTOR2000,
which is based on FPGAs. The investigated neural network architectures are neural
associative memories, self-organizing feature maps and basis function networks. Some of
the key implementation issues are considered. In particular, the resource efficiency and
performance of the presented realizations are discussed.
The hardware implementations of three different artificial neural networks are presented. The basis for the implementations is the reconfigurable hardware accelerator RAPTOR2000, which is based on FPGAs. The investigated neural network architectures are neural associative memories, self-organizing feature maps and basis function networks. Some of the key implementation issues are considered. In particular, the resource efficiency and performance of the presented realizations are discussed.
ieeexplore.ieee.org
以上显示的是最相近的搜索结果。 查看全部搜索结果