Implementation of high speed Viterbi detectors
T Conway - Electronics Letters, 1999 - IET
Electronics Letters, 1999•IET
The normal Viterbi architecture and a radix 4 architecture are compared with a parallel ACS
version using a latch based storage element. Results obtained using an eight-state EPR4
Viterbi detector show that parallel ACS architectures can provide a high level of performance
with modest area requirements.
version using a latch based storage element. Results obtained using an eight-state EPR4
Viterbi detector show that parallel ACS architectures can provide a high level of performance
with modest area requirements.
The normal Viterbi architecture and a radix 4 architecture are compared with a parallel ACS version using a latch based storage element. Results obtained using an eight-state EPR4 Viterbi detector show that parallel ACS architectures can provide a high level of performance with modest area requirements.
IET
以上显示的是最相近的搜索结果。 查看全部搜索结果