computational architectures are very promising candidates in embedded systems design.
Recently coarse-grained reconfigurable array architectures (CGRAs), such as the ADRES
CGRA and its corresponding DRESC compiler are gaining more popularity due to several
technological breakthroughs in this area. We investigate the mapping of two image
processing algorithms, Wavelet encoding and decoding, and TIFF compression on this …