M Takahashi, H Takano, E Kaneko… - … Symposium on High …, 1996 - ieeexplore.ieee.org
A new cache coherence solution is proposed for an over 500 MHz on-chip multiprocessor
using advanced VLSI technology. In order to reduce shared-bus transaction time, the central …