Single bit full adder design using 8 transistors with novel 3 transistors XNOR gate

[引用][C] EFFICIENT IMPLEMENTATION OF LOW POWER COMPARATOR FOR ADCs

S Bhuvaneswari, R Prabakaran
相关文章

[引用][C] Layout designing of full adder with minimum number of transistors using 32nm CMOS technology

R Rani
相关文章

[引用][C] Design of High Performance Split Path Data Driven Dynamic Full Adders

MK Arun
相关文章

[引用][C] Comparison of Single Bit 14T and 8T Full Adder for Low-Power VLSI Design

S Singh, S Narwal - technology, 2013
相关文章