M Elbayoumi, M Choudhury, V Kravets, A Sullivan… - 2014 51st ACM/EDAC … - infona.pl
Achieving timing-closure has become one of the hardest tasks in logic synthesis due to the
required stringent timing constraints in very large circuit designs. In this paper, we propose a …