Cluster-wide system clock in a multi-tiered full-graph interconnect architecture
LB Arimilli, RK Arimilli, BC Drerup, JB Joyner… - US Patent …, 2011 - Google Patents
5,602,839 A 2/1997 Annapareddy et al. 2004/0190517 A1 9/2004 Gupta et al. 5,613,068 A
3/1997 Gregg et al. ck 2004/0193612 A1* 9/2004 Chang............................. 707/10 5,629,928 …
3/1997 Gregg et al. ck 2004/0193612 A1* 9/2004 Chang............................. 707/10 5,629,928 …
System for providing a cluster-wide system clock in a multi-tiered full-graph interconnect architecture
LB Arimilli, RK Arimilli, BC Drerup, JB Joyner… - US Patent …, 2010 - Google Patents
5,602,839 A 2/1997 Annapareddy et al. 2003/017.4648 A1 9/2003 Wang et al. 5,613,068 A
3/1997 Gregg et al. 2003/0182614 A1 9, 2003 Schroeder 5,629,928 A 5/1997 Calvignac et …
3/1997 Gregg et al. 2003/0182614 A1 9, 2003 Schroeder 5,629,928 A 5/1997 Calvignac et …
Providing full hardware support of collective operations in a multi-tiered full-graph interconnect architecture
LB Arimilli, RK Arimilli, R Rajamony… - US Patent …, 2011 - Google Patents
6.956, 858 B2 10/2005 Hariguchi et al. 2007, 0110079 A1 5, 2007 Schollmeier et al.
6,957,274 B2 10/2005 Trace et al. 2007, 0121618 A1 5, 2007 Hirano 7,007,189 B2 2/2006 …
6,957,274 B2 10/2005 Trace et al. 2007, 0121618 A1 5, 2007 Hirano 7,007,189 B2 2/2006 …
Providing reliability of communication between supernodes of a multi-tiered full-graph interconnect architecture
LB Arimilli, RK Arimilli, R Rajamony - US Patent 7,793,158, 2010 - Google Patents
5,428,803 A 6/1995 Chen et al. 2003/0233388 A1 12/2003 Glasco et al. 3. A g XRdv et al
2004/0073831 A1* 4/2004 Yanai et al..................... 714/7 563,068 A 3, 1997 hy …
2004/0073831 A1* 4/2004 Yanai et al..................... 714/7 563,068 A 3, 1997 hy …
Method for data processing using a multi-tiered full-graph interconnect architecture
LB Arimilli, RK Arimilli, R Rajamony… - US Patent …, 2012 - Google Patents
5,701,416 A 12/1997 Thorson et al. 5,710,935 A 1, 1998 Bark 1 2004/0215901 A1 10, 2004
Gaither kW arker et al. 2004/0236891 A1* 11/2004 Arimilli et al................ T10, 306 5,752,067 …
Gaither kW arker et al. 2004/0236891 A1* 11/2004 Arimilli et al................ T10, 306 5,752,067 …
System and method for providing multiple redundant direct routes between supernodes of a multi-tiered full-graph interconnect architecture
LB Arimilli, RK Arimilli, R Rajamony - US Patent 7,769,891, 2010 - Google Patents
5,613,068 A 3/1997 Gregg et al. 2004/O190517 A1 9/2004 Gupta et al. 5,629,928 A 5/1997
Calvignac et al. 2004/O193693 A1 9/2004 Gangwal et al. 5,701.416 A 12/1997 Thorson et …
Calvignac et al. 2004/O193693 A1 9/2004 Gangwal et al. 5,701.416 A 12/1997 Thorson et …
System and method for handling indirect routing of information between supernodes of a multi-tiered full-graph interconnect architecture
LB Arimilli, RK Arimilli, R Rajamony - US Patent 7,769,892, 2010 - Google Patents
5,701,416 A 12/1997 Thorson et al. 2004/0215901 A1 10, 2004 Gaither 5,710,935 A 1/1998
Barker et al. 2004/0236891 A1 11/2004 Arimilli et al. 5,797,035 A 8, 1998 Birrittella et al …
Barker et al. 2004/0236891 A1 11/2004 Arimilli et al. 5,797,035 A 8, 1998 Birrittella et al …
Packet coalescing in virtual channels of a data processing system in a multi-tiered full-graph interconnect architecture
LB Arimilli, RK Arimilli, R Rajamony - US Patent 8,108,545, 2012 - Google Patents
(73) Assignee: International Business Machines(Continued) Corporation, Armonk, NY (US)
OTHER PUBLICATIONS (*) Notice: Subject to any disclaimer, the term of this US Appl. No. 1 …
OTHER PUBLICATIONS (*) Notice: Subject to any disclaimer, the term of this US Appl. No. 1 …
Providing a fully non-blocking switch in a supernode of a multi-tiered full-graph interconnect architecture
LB Arimilli, RK Arimilli, R Rajamony - US Patent 8,014,387, 2011 - Google Patents
OSSO Y.................. s virtual channels is created, the one or more Switches compris ing, for
each processor, a corresponding Switch in the one or more switches. The data is transmitted …
each processor, a corresponding Switch in the one or more switches. The data is transmitted …
Multi-protocol I/O interconnect time synchronization
PR Chandra, V Yudovich, E Galil, E Kugman - US Patent 8,953,644, 2015 - Google Patents
2002/0049862 A1 4/2002 Gladney et al. 2002/0160656 A1 10/2002 Nishita 2003/0126319
A1 7/2003 Adusumilliet al. 2003/0179711 A1 9/2003 Huff 2003/0208652 A1 11/2003 …
A1 7/2003 Adusumilliet al. 2003/0179711 A1 9/2003 Huff 2003/0208652 A1 11/2003 …