A method for advantageously translating high-level language codes for data processing
using a reconfigurable architecture, memories addressable internally from within said …

US7950003B1 - Heads-up-display software development tool for analyzing and optimizing
computer software - Google Patents US7950003B1 - Heads-up-display software development …

(57) ABSTRACT A logic cell array having a number of logic cells and a seg mented bus
system for logic cell communication, the bus system including different segment lines having …

US8069373B2 - Method for debugging reconfigurable architectures - Google Patents
US8069373B2 - Method for debugging reconfigurable architectures - Google Patents Method for …

According to embodiments of the present invention, meth ods, systems, and computer
program products provide moni toring of the usage of a plurality of services. In some embodi …

US20110012640A1 - Configurable logic integrated circuit having a multidimensional
structure of configurable elements - Google Patents US20110012640A1 - Configurable …

Elements of the inventive development system include hard ware and software objects.
These objects can be instanced, ordered, parameterized, and connected in a Software …

SUMMARY 0007 An object of the present invention is to provide a novel approach for
commercial use. 0008. A standard processor, eg, an RISC, CISC, DSP (CPU), may be …

A method for passing compiler directives into a compiler wherein empty function calls are
defined, which call no function, but define compiler directives by its name, is suggested …

US20110173596A1 - Method for facilitating compilation of high-level code for varying
architectures - Google Patents US20110173596A1 - Method for facilitating compilation of …