J Lanik,
J Legriel, E Piriou, E Viaud… - 2015 ACM/IEEE …, 2015 - ieeexplore.ieee.org
In this paper we propose and implement a methodology for power reduction in digital
circuits, closing the gap between conceptual (by designer) and local (by EDA) clock gating …