G Jabloński, J Kupis - … " Mixed Design of Integrated Circuits and …, 2017 - ieeexplore.ieee.org
The paper presents the performance estimation of D2Q9 Lattice Boltzmann method
implementation on ARUZ, a massively parallel FPGA-based simulator built in Lodz, Poland …