DRAM computation circuit and method
C Lee, C Huang, YC Liu, WC Cheng… - US Patent 12,014,768, 2024 - Google Patents
A memory circuit includes first and second circuits. The first circuit includes a DRAM array
including a plurality of bit lines, and the second circuit includes a computation circuit …
including a plurality of bit lines, and the second circuit includes a computation circuit …