Deeply Depleted Channel (DDC) design, allowing CMOS based devices to have a reduced OV, compared to conven tional bulk CMOS and can allow the threshold voltage V of FETs …
L Shifren, P Ranade, PE Gregory… - US Patent …, 2013 - Google Patents
An advanced transistor with punch through suppression includes a gate with length Lg, a well doped to have a? rst concentration of a dopant, and a screening region positioned …
LT Clark, L Shifren, RS Roy - US Patent 9,431,068, 2016 - Google Patents
(65) Prior Publication Data(Continued) US 2014/O119099 A1 May 1, 2014 Primary Examiner—Andrew Q Tran (74) Attorney, Agent, or Firm—Baker Botts LLP Related US …
3,958.266 A 5, 1976 Athanas 4,000,504 A 12/1976 Berger 4,021,835 A 5, 1977 Etoh et al. 4,242,691 A 12/1980 Kotani et al. 4,276.095 A 6/1981 Beilstein, Jr. et al. 4,315,781 A 2f1982 …
LT Clark, DA Kidd, CW Chen - US Patent 9,112,484, 2015 - Google Patents
4.885. 477 A 12/1989 Bird et al. 6,232,164 B1 5, 2001 Tsai et al. 4,908,681 A 3, 1990 Nishida et al. 6,235,597 B1 5/2001 Miles 4,945,254 A 7, 1990 Robbins 6,245,618 B1 6/2001 …
T Hoffmann, SE Thompson - US Patent 9,054,219, 2015 - Google Patents
A method of fabricating semiconductor devices includes pro viding a semiconducting Substrate. The method also includes defining a heavily doped region at a surface of the …