WH Chen, HH Chang, JH Hung… - 2012 4th Asia …, 2012 - ieeexplore.ieee.org
Clock gating is one of the important techniques to achieve low power and small area in high-
performance synchronous circuit design. In this paper, we propose a three-phase clock …