K Srinivasan, I Kucherenko, N Radovanovic - US Patent 9,208,330, 2015 - Google Patents
An apparatus having a first memory circuit, a plurality of arithmetic modules, and a plurality
of second memory cir cuits. The first memory circuit may be configured to read or write data …