Blade is a bundled-data asynchronous template to cope with process, voltage, and
temperature (PVT) variability. Its timing resilient behavior enables to extend the propagation …

As VLSI design moves into ultra-deep-submicron technologies, timing margins added to the
clock period are mandatory, to ensure correct circuit behavior under worst-case conditions …