JY Jhang, KC Lee - AEU-International Journal of Electronics and …, 2009 - Elsevier
This paper proposes a design method of array pattern optimization for sidelobe level (SLL)
reduction. The element positions and their weights are determined by electromagnetism-like …