Clock skew scheduling in the presence of heavily gated clock networks

W Liu, E Salman, C Sitik, B Taskin - Proceedings of the 25th edition on …, 2015 - dl.acm.org
Clock skew scheduling is a common and well known technique to improve the performance
of sequential circuits by exploiting the mismatches in the data path delays. Existing clock …

Complexity of solving a system of difference constraints with variables restricted to a finite set

S Cifuentes, FJ Soulignac, P Terlisky - Information Processing Letters, 2023 - Elsevier
Complexity of solving a system of difference constraints with variables restricted to a finite set -
ScienceDirect Skip to main contentSkip to article Elsevier logo Journals & Books Search …

Complexity of solving a system of difference constraints with variables restricted to a finite set

S Cifuentes, FJ Soulignac, P Terlisky - arXiv preprint arXiv:2211.05259, 2022 - arxiv.org
Fishburn developed an algorithm to solve a system of $ m $ difference constraints whose $ n
$ unknowns must take values from a set with $ k $ real numbers [Solving a system of …

The 2-phase on-demand delayed clock generator circuit

S Poriazis - 2014 29th International Conference on …, 2014 - ieeexplore.ieee.org
The phased clock signals are useful to synchronize the individual modules within a
multiphase digital system and satisfy the complexity of their clock timing requirement. The …

Low Voltage Clocking Methodologies for Nanoscale ICs

W Liu - 2018 - search.proquest.com
Power consumption has emerged as a key design objective for almost any application. Low
swing/voltage clock distribution was proposed in earlier work as a method to reduce power …

Power model analysis using variable rate clock network in CMOS processor

TJ Titus, V Vijayakumari, B Saranya… - Proceedings of the 7th …, 2016 - dl.acm.org
In this paper, we present a variable node clock network and a power model to estimate
leakage power in CMOS processor. Design of clock delivery network is a constrained …